SV Blog SystemVerilog Blog

Recently I dealt with some code in a design where the original designer was trying to outsmart the synthesis engine. The code was largely unreadable to determine it’s function and he had it down to optimizing for just the number of registers he needed to store the final value. You …

Hopefully you’be gotten most of the clock crossing questions. If you missed them all or if you weren’t able to at least work through them with some help, then it’s very doubtful I’ll be giving a thumbs up. As I have mentioned in replies to comments, they are so essential …

The next question is more general. Just basically to get an idea if you know the parts of a FIFO and how they work together. I would recommend reading Cliff Cummings paper on the subject: http://www.sunburst-design.com/papers/CummingsSNUG2002SJ_FIFO1.pdf This is a short post, since Cliff covered this very thoroughly and there is …

We’ve been through a simple synchronizer and constraints. Now we need to move data from one clock domain to another. There are a couple of ways to do this, but one thing I am hoping to see is efficiency. So you might be thinking FIFO, but try to think of …

So I’ve asked a question and hopefully you made it through it, possibly with a little help. Now, depending on experience, I’ll ask if you’ve worked in either Quartus or Vivado to develop constraints for the circuits. This helps fill me in how much of the flow you’ve worked on. …

When I went to work at Number Nine Visual Technology back in 1995, the PC industry was shifting away from the ISA bus to PCI. The PCI interface for the Imagine series of boards was designed in house and seemed to work fine in the imagine 1 & 2 series …