SV Blog SystemVerilog Blog
We’ve been through a simple synchronizer and constraints. Now we need to move data from one clock domain to another. There are a couple of ways to do this, but one thing I am hoping to see is efficiency. So you might be thinking FIFO, but try to think of …
Read More »I want you to get this job part 3: Passing data asynchronously
