Home / Uncategorized


Verilator Setup

Recently I posted regarding my introduction to SystemVerilog. In it I laid out my case for using either CVC or Verilator. As was pointed out, there are other solutions, some of which I covered in previous posts. Where the introduction is going and ultimately where my project is going will …

Read More »